


Shinya MURAOKA
"DC-Offset Eliminating Method..."
Q62673
Filed January 12, 2001
Sheets ____ of 9




F I G. 2





Shinya MURAOKA "DC-Offset Eliminating Method..."

Shinya MURAOKA
"DC-Offset Eliminating Method..."
Q62673
Filed January 12, 2001
Sheets 4 of 9





Shinya MURAOKA
"DC-Offset Eliminating Method..."
QC2673
Filed January 12, 2001
Sheets _5_ of 9

005 DI5 27 DELAY CIRCUIT DELAY CIRCUI 1-bit I-bit F I G. 5 PRIOR ART 24 25 ADDING CIRCUIT ADDING CIRCUIT MULTIPLYING MULTIPLYING CIRCUIT CIRCUIT ²20 SUBTRACTING SUBTRACTING CIRCUIT S2 DQ4

(3
5.3
V.
111
13
7()
12
1.7
2
(j
14
p.de
10
14


	DATA PORTION	
	CONTROL PORTION (CONT)	
	ALIGNMENT PORTION (UW)	
	SIGNAL END INDICATION PORTION (END)	\ 64
17	DATA PORTION	\ 63
	LIGNMENT CONTROL PORTION (UW) (CONT)	\ 62
	ALIGNMENT CONTROL (UW)	√ 19





the series of the series with the series of the series of

F I G. 9



F I G. 10

